- Appl. No.: To Be Assigned (Continuation of Appl. No. 10/359,201)

Applicants: van der Goes et al.

In the figures:

A corrected FIG. 4, and new FIGS. 10-11 are submitted.

In the claims:

Please cancel claims 21-31 and 33 without prejudice or disclaimer.

Please substitute the following claims 1, 6-8, 11-20 and 32-33 for the pending claims 1, 6-8, 11-20 and 32-33:

- 1. (Amended) An analog to digital converter (ADC) comprising:
- a first amplifier tracking an input voltage with its output;
- a coarse ADC amplifier connected to a coarse capacitor at its input and having a coarse ADC reset switch controlled by a first clock phase;

a fine ADC amplifier connected to a fine capacitor at its input and having a fine ADC reset switch controlled by a second clock phase, wherein a set of reference voltages is selected for use by the fine ADC amplifier based on an output of the coarse ADC amplifier,

wherein the coarse capacitor is charged to a coarse reference voltage during the first clock phase and connected to the first amplifier's output voltage during the second clock phase, and

wherein the fine capacitor is connected to a fine reference voltage during the first clock phase and charged to the first amplifier's output voltage during the second clock phase; and

an encoder that converts outputs of the coarse and fine ADC amplifiers to a digital output.

6. (Amended) The analog to digital converter of claim 1, wherein the coarse capacitor is connected to the first amplifier's output on a delayed second phase.



Appl. No.: To Be Assigned (Continuation of Appl. No. 10/359,201)
Applicants: van der Goes et al.

- 7. (Amended) The analog to digital converter of claim 1, wherein the fine ADC capacitor is connected to the first amplifier's output on a delayed second clock phase and to the fine reference voltage during a delayed first clock phase.
- 8. (Amended) The analog to digital converter of claim 1, further including a switch that connects an output of the first amplifier to the coarse capacitor on the second clock phase.
 - 11. (Amended) An analog to digital converter comprising:
 - a track-and-hold amplifier tracking an input voltage;
- a first plurality of amplifiers each connected to a corresponding capacitor at its input, wherein the amplifiers of the first plurality are reset on a clock phase ϕ_1 and their corresponding capacitors are connected to an output of the track-and-hold on a clock phase ϕ_2 ;

a second plurality of amplifiers each connected to a corresponding capacitor at its input, wherein the amplifiers of the second plurality are reset on the clock phase ϕ_2 and their corresponding capacitors are charged to the track-and-hold amplifier output voltage on the clock phase ϕ_2 and wherein a set of reference voltages is selected based on outputs of the first plurality of amplifiers, for input to the second plurality of amplifiers on the clock phase ϕ_1 ; and

an encoder that converts outputs of the first and second pluralities of amplifiers to a digital output.

- 12. (Amended) The analog to digital converter of claim 11, further including FET switches that reset the first plurality of amplifiers on the clock phase ϕ_1 .
- 13. (Amended) The analog to digital converter of claim 11, wherein the clock phases ϕ_1 and ϕ_2 are non-overlapping.
- 14. (Amended) The analog to digital converter of claim 11, wherein each of the second plurality of amplifiers includes a plurality of cascaded amplifier stages.

Appl. No.: To Be Assigned (Continuation of Appl. No. 10/359,201)
Applicants: van der Goes et al.

- 15. (Amended) The analog to digital converter of claim 11, wherein each of the first plurality of amplifiers includes a plurality of cascaded amplifier stages.
- 16. (Amended) The analog to digital converter of claim 11, wherein the capacitors of the first plurality of amplifiers are connected to the track-and-hold amplifier output on a delayed clock phase ϕ_2 .
- 17. (Amended) The analog to digital converter of claim 11, wherein the capacitors of the second plurality of amplifiers are connected to the track-and-hold amplifier output on a delayed clock phase ϕ_2 , and to the set of reference voltages on a delayed clock phase ϕ_1 .
- 18. (Amended) The analog to digital converter of claim 11, further including switches that connect an output of the track-and-hold to the capacitors of the first plurality of amplifiers on the clock phase ϕ_2 .
- 19. (Amended) The analog to digital converter of claim 11, further including a first plurality of comparators that latch the outputs of the first plurality of amplifiers and output them to the encoder.
- 20. (Amended) The analog to digital converter of claim 19, further including a second plurality of comparators that latch the outputs of the second plurality of amplifiers and output them to the encoder.
 - 32. (Amended) An analog to digital converter comprising:
 - a track-and-hold amplifier tracking an input voltage;
- a first amplifier that resets on a clock phase ϕ_1 and amplifies a difference of an output of the track-and-hold amplifier and a first voltage reference on a clock phase ϕ_2 , wherein the track-and-hold amplifier is in a hold-mode on the clock phase ϕ_2 ;

-7-

Appl. No.: To Be Assigned (Continuation of Appl. No. 10/359,201)
Applicants: van der Goes et al.

a second amplifier that resets on the clock phase ϕ_2 and amplifies a difference of the output of the track-and-hold amplifier and a second reference voltage on the clock phase ϕ_1 , wherein a first set of reference voltages is selected for use by the second amplifier based on an output of the first amplifier; and

an encoder that converts outputs of the first and second amplifiers to a digital output.

33. (Amended) A method of converting an analog voltage to a digital voltage comprising the steps of:

resetting a first amplifier on a first clock phase;

charging a first capacitor to a first reference voltage during the first clock phase; connecting the first capacitor to an input voltage during a second clock phase wherein a track-and-hold amplifier is in a hold-mode during the second clock phase; selecting a second reference voltage based on an output of the first amplifier;

connecting a second capacitor to the second reference voltage during the first clock phase;

charging the second capacitor to the input voltage during the second clock phase; amplifying a voltage on the first capacitor on the second clock phase; resetting a second amplifier on the second clock phase; amplifying a voltage of the second capacitor on the first clock phase; and converting outputs of the first and second amplifiers to a digital output.

Please add new claims 35-40 as follows:

- 35. (New) The analog to digital converter of claim 1, wherein the first amplifier is in a hold-mode during the second clock phase.
- 36. (New) The analog to digital converter of claim 1, further including a switch matrix to select the set of reference voltages for use by the fine ADC amplifier.

Appl. No.: To Be Assigned (Continuation of Appl. No. 10/359,201)
Applicants: van der Goes et al.

- 37. (New) The analog to digital converter of claim 11, wherein the track-and-hold amplifier is in a hold-mode on the clock phase ϕ_2 .
- 38. (New) The analog to digital converter of claim 11, further including a switch matrix to select the set of reference voltages based on the outputs of the first plurality of amplifiers.
- 39. (New) The analog to digital converter of claim 32, wherein the track-and-hold amplifier is in a hold-mode during the clock phase ϕ_2 .
- 40. (New) The analog to digital converter of claim 32, further including a switch matrix to select the set of reference voltages for use by the second amplifier.